RIP RIP: RISC-V Pipelined CPU My implementation of pipelined CPU based on RISC-V ISA, also my lab3 of Computer Organization course. Actually, it's based on my lab2 RISCU, which is a single-cycle CPU, from commit 3cbda. data path
