Help needed #9
-
Beta Was this translation helpful? Give feedback.
Answered by
terminatorul
Feb 9, 2024
Replies: 2 comments 2 replies
-
Please show your CPU-Z .txt report, and your modified LocalPciGpu.h header file |
Beta Was this translation helpful? Give feedback.
1 reply
-
Please correct the following lines in LocalPciGpu.h header: #define TARGET_BRIDGE_PCI_VENDOR_ID 0x1022u
#define TARGET_BRIDGE_PCI_DEVICE_ID 0x1483u
#define TARGET_BRIDGE_PCI_BUS 0x00u
#define TARGET_BRIDGE_PCI_DEVICE 0x03u
#define TARGET_BRIDGE_PCI_FUNCTION 0x01u
// Memory range and I/O port range (base + limit) mapped to bridge
// from CPU-Z .txt report of the bridge and GPU
// PCIe config register offset 0x20
#define TARGET_BRIDGE_MEM_BASE_LIMIT UINT32_C(0xFC00'FB00) // Should cover the GPU BAR0
// PCIe config register offset 0x1C
#define TARGET_BRIDGE_IO_BASE_LIMIT 0xE1E1u
Build the DXE driver NvStrapsReBar.ffs again, and re-flash your motherboard (remember to re-enable Above 4G Decoding and disable CSM, before you enable ReBAR) |
Beta Was this translation helpful? Give feedback.
1 reply
Answer selected by
ngrfgt
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Please correct the following lines in LocalPciGpu.h header:
Build the DXE driver NvStrapsReBar.ffs again, and re-flash y…