-
🔭 I’m currently working on Functional Verification
-
🌱 I’m currently learning Formal Verification
-
🤝 I’m looking for help with Verilog/Systemverilog/UVM/C-SOC
-
👨💻 All of my projects are available at github https://github.com/AmirSharf
-
☯ My websites are available at https://amirsharf.github.io (Coming Soon)
-
📫 How to reach me [email protected] / [email protected]
-
⚡ Fun fact 1. I think I'm Courageous, Deterministic.
IP 1 hr 58 mins ██████████████▓░░░░░░░░░ 46.3%
VHDL 37 mins ███████░░░░░░░░░░░░░░░░░ 14.8%
TCAD 28 mins ██████░░░░░░░░░░░░░░░░░░ 11.1%
Zynq 21 mins █████▒░░░░░░░░░░░░░░░░░░ 8.4%
JavaScript 17 mins █████░░░░░░░░░░░░░░░░░░░ 6.9%
Canva 11 mins ████▓░░░░░░░░░░░░░░░░░░░ 4.5%
⏳ Year progress { ██▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁ } 4.87 %
