Skip to content
View Arjun-Narula's full-sized avatar

Block or report Arjun-Narula

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Traffic-Light-Controller-using-Verilog Traffic-Light-Controller-using-Verilog Public

    the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.

    JavaScript 41 11

  2. N-bit-Multiplier-in-Verilog N-bit-Multiplier-in-Verilog Public

    Verilog 6 3

  3. Anuvadak-Sign-language-to-text-convertor Anuvadak-Sign-language-to-text-convertor Public

    Python 4 1

  4. Clock-with-Alarm Clock-with-Alarm Public

    A clock in verilog with Alarm

    Verilog 2 4

  5. Vending-Machine-with-Verilog Vending-Machine-with-Verilog Public

    2 1

  6. Hardware-Description-Languages-for-FPGA-Design Hardware-Description-Languages-for-FPGA-Design Public

    Solutions to the Coursera course Hardware Description Languages for FPGA Design

    VHDL 1 9

0 contributions in the last year

Contribution Graph
Day of Week March April May June July August September October November December January February
Sunday
Monday
Tuesday
Wednesday
Thursday
Friday
Saturday
Less
No contributions.
Low contributions.
Medium-low contributions.
Medium-high contributions.
High contributions.
More

Contribution activity

February 2025

Arjun-Narula has no activity yet for this period.
Loading

Seeing something unexpected? Take a look at the GitHub profile guide.