Update README.md

a demonstration of this RISC-V on FPGA can be found here and the medium site of this project
Darokcamper · Dec 20, 2024 · 16c4eaf · 16c4eaf
1 parent 67dcde9
commit 16c4eaf
Showing 1 changed file with 3 additions and 0 deletions.
diff --git a/README.md b/README.md
@@ -22,6 +22,9 @@ This repository contains all the information needed to build your RISC-V pipelin
   - [Load and store instructions and memory](#load-and-store-instructions-and-memory)
   - [Completing the RISC-V CPU](#completing-the-risc-v-cpu)
 - [Acknowledgements](#acknowledgements)
+# Demonstration of this RISC-V on FPGA
+https://drive.google.com/file/d/1EpgvXyWdp_JHfepwQ-9wuOUodMRwYdzr/view?source=post_page-----901a041b4dd9--------------------------------
+https://shivani-shah269.medium.com/using-tl-verilog-for-fpgas-901a041b4dd9
 
 # Introduction to RISC-V ISA