Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Refactor/riscv #1

Merged
merged 12 commits into from
Feb 10, 2025
Merged

Refactor/riscv #1

merged 12 commits into from
Feb 10, 2025

Conversation

jakezhu9
Copy link
Owner

No description provided.

IsaacWoods and others added 12 commits January 8, 2025 16:29
- Add a `resize_memory_object` with dubious safety checks
- Expose this syscall via userspace `poplar` library
- Rework `std` heap support to make it closer to real-`std`
- This fixes current versions of `ginkgo`'s GC which makes raw allocations
It will allow sharing Cargo `target` compile cache and allow workspace scope rust analyzer checks.

Signed-off-by: Zhouqi Jiang <[email protected]>
- xtask: rename opensbi to bios, reflecting broader firmware support (including SBI-based and non-SBI variants) for QEMU
- hal_riscv: rename OPENSBI_ADDR to M_FIRMWARE_ADDR, aligning with firmware-agnostic terminology
- book: clarify SBI’s role on RISC-V, noting it interfaces with M-mode firmware and provides kernel runtime/security mechanisms (e.g., isolation, access control)

Changes focus on clarity, consistency ("firmware-agnostic"), and explicit technical scope.

Signed-off-by: Zhouqi Jiang <[email protected]>
@jakezhu9 jakezhu9 merged commit b83f1fc into main Feb 10, 2025
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants